

Journées Nationales 2018 Pré-GDR Sécurité Informatique Sécurité des systèmes matériels

Hardware attacks: theory and experimental state-of-the-art of laser fault injection attacks

Jean-Max Dutertre, 30 mai 2018, Jussieu

Département Systèmes et Architectures Sécurisées
Mines Saint-Etienne, Centre de Microélectronique de Provence
13541 Gardanne FRANCE



❑ Laser fault injection?

1997 Boneh et al. introduced **fault** attacks

Hardware attack of crypto./secure devices

2002 Skorobogatov et al. introduced **laser** fault inject.

Secure devices: CMOS 350 nm

One single transistor under a laser beam (1 μm)

2018 Continuous CMOS tech. shrinkage

Secure devices: CMOS 40 nm

One logic gate under a laser beam (1 μm)

❑ Laser fault injection?

1965 Habing introduced laser emulation of SEE
Emulation of radiation induced Single Event Effects

1997 Boneh et al. introduced **fault** attacks
Hardware attack of crypto./secure devices

2002 Skorobogatov et al. introduced **laser** fault inject.
Secure devices: CMOS 350 nm
One single transistor under a laser beam (1 μm)

2018 Continuous CMOS tech. shrinkage
Secure devices: CMOS 40 nm
One logic gate under a laser beam (1 μm)

❑ Laser fault injection?

- Pulsed lasers are used to inject faults into running secure devices for the purpose of retrieving secret information.

❑ Why does it matters?

- An efficient fault injection tool
- An accurate fault injection tool
- Part of security certification processes

I. Introduction

Hardware attacks

II. Theory of laser fault injection

Physics and basics of laser fault injection

Fault models of laser injection

III. Practice of laser fault injection


Laser fault injection bench

Questions raised by technological advances

Experiment results (from CMOS 350 nm to 28 nm)

IV. Conclusion

□ Secure devices




□ Secure devices

■ Applications:

- Identification, 
- Smartcards, banking, 
- Pay TV, 
- Smartphone, 
- etc.  



Pocket/mobile
objects



Vulnerabilities
(lost, theft, etc.)

■ Security features:

- PIN code / password => user identification,
- Cryptography => secure communications

□ Secure devices

■ Cryptography provides:

- confidentiality,
- authentication,
- integrity,
- non-repudiation.

■ Cryptography: mathematically secure


Unbreakable given math. knowledge and computation capacities

Beware hardware/physical implementation



Physical/hardware attacks

- Hardware attacks' target: secure devices



Hardware implementation of security and crypto. primitives gave birth to hardware attacks (as opposed to software attacks)

❑ Hardware attacks

- **Goal:** retrieve secret information or encryption keys, PIN bypass, gain unauthorized access, etc.
- **Observation attacks:** passive attacks
 - encryption time,
 - power consumption (which correlates with the handled data),
 - EM emissions (which correlates with the handled data),
 - photon emission, etc.

Observation/eavesdropping of a physical parameter that is correlated to the data handled by the target circuit.

- Perturbation attacks / fault attacks: active attacks


Disturbing the target's nominal operating conditions in order to induce an abnormal behavior (on a running and functional device)

- Software modification

instruction skip (e.g. PIN bypass)

- Fault injection


inducing an information leakage to retrieve encryption keys
(differential fault attack, DFA)



■ Requirements of the fault injection process?

Strong → **fault model**:

- location (e.g. round calculations or key expansion),
- injection time (regarding the course of the algorithm),
- **nb. of faulted bits/bytes**



Single-bit / single-byte fault models associated with very efficient DFA schemes

The attacker needs a fine control on the fault injection process

▪ Fault injection techniques

	Control on			reproducibility	cost	ease of use
	injection time	localization	# faulted bits			
Clock glitch (digital)	very good	low	very good	good	low	very good
Power glitch (analog)	good	low	very good	good	average	good
Overclocking Underpowering Temperature	low	low	good	good	low	good
EM perturbation	good	average	very good	good	average	good
Laser	good	very good	very good	good	high	good

■ Laser fault injection

Why considering this costly FI technique?

- An efficient fault injection tool
 - radioactive effects emulation (1965, D. Habing),
 - 1st publication related to secure devices in 2002 (S. Skorobogatov).
- An accurate fault injection tool
 - location / timing / focalization (nb. of faulted bits).
- Security certification (common criteria/EAL)
 - part of the certification process of secure devices,
 - high level of certification mandatory to access secure devices market

S. P. Skorobogatov and R. J. Anderson: Optical fault induction attacks, CHES 2002.

D. Habing: The use of lasers to simulate radiation-induced transients in semiconductor devices and circuits. Nuclear Science, IEEE Transactions on, 12(5):91–100, Oct 1965.

I. Introduction

Hardware attacks

II. Theory of laser fault injection

Physics and basics of laser fault injection

Fault models of laser injection

III. Practice of laser fault injection

Laser fault injection bench


Questions raised by technological advances

Experiment results (from CMOS 350 nm to 28 nm)


IV. Conclusion

□ Physics of laser fault injection

- Laser beam: semi invasive (package mechanical/chemical opening)




Front side



Backside

- laser – silicon interaction: the photoelectric effect




$$h\nu > E_g$$

$$\lambda_{laser} < 1,1 \mu m$$


II. Theory of laser fault injection

□ Physics of laser fault injection

- Laser beam: semi invasive (package mechanical/chemical opening)




Front side



Backside


- Front side: reflection on metal paths (e.g. 532nm, green)



- Backside: $\lambda = \text{infrared}$ (e.g. 1064nm) (die thinning)


II. Theory of laser fault injection

- Photoelectric effect:
from a laser pulse to transient current generation





II. Theory of laser fault injection

- Photoelectric effect:
from a laser pulse to transient current generation



II. Theory of laser fault injection


- Photoelectric effect:
from a laser pulse to transient current generation



Laser sensitive areas: reverse biased PN junctions


II. Theory of laser fault injection

- Fault injection mechanism (the inverter case)
from a transient current to a voltage transient (a.k.a. SET, single event transient)




II. Theory of laser fault injection

- Fault injection mechanism (the inverter case)
from a transient current to a voltage transient (a.k.a. SET, single event transient)




II. Theory of laser fault injection

- Fault injection mechanism (the inverter case)
from a transient current to a voltage transient (a.k.a. SET, single event transient)



II. Theory of laser fault injection

- Fault injection mechanism (the inverter case)
from a transient current to a voltage transient (a.k.a. SET, single event transient)



Laser sensitive areas: OFF transistors' drains (reversed biased PN junctions)



- Fault injection mechanism
from a voltage transient to an actual fault

Two mechanisms depending on the voltage transient location:

1. logic,
2. memory element (D flip-flop, SRAM)


II. Theory of laser fault injection

- Fault injection mechanism – target: combinatorial logic from voltage transient to fault




II. Theory of laser fault injection

- Fault injection mechanism – target: combinatorial logic from voltage transient to fault




II. Theory of laser fault injection

- Fault injection mechanism – target: combinatorial logic from voltage transient to fault



II. Theory of laser fault injection

- Fault injection mechanism – target: combinatorial logic from voltage transient to fault




The fault injection process depends both on:

- the injection time,
- the voltage transient duration.

II. Theory of laser fault injection


- Fault injection mechanism – target: memory element (SRAM cell) from voltage transient to fault (SEU: single event upset)



● laser sensitive area in state 1 (data dependent location)

II. Theory of laser fault injection

- Fault injection mechanism – target: memory element (SRAM cell) from voltage transient to fault (SEU: single event upset)



● laser sensitive area in state 1 (data dependent location)

I. Introduction

Hardware attacks

II. Theory of laser fault injection

Physics and basics of laser fault injection

Fault models of laser injection

III. Practice of laser fault injection

Laser fault injection bench

Questions raised by technological advances

Experiment results (from CMOS 350 nm to 28 nm)

IV. Conclusion

□ Fault model:

- requirements to be fulfilled to succeed in a given fault attack scheme

Often expressed as the number of faulted bits and the injection time, e.g.:

- Giraud DFA on AES (single bit, 9th round)
- Piret et al. DFA on AES (single byte, between last two MixColumns)

- remember that a fault attack consists in:

Disturbing the target's nominal operating conditions in order to induce an abnormal behavior/calculation (ie injecting a fault) while satisfying the fault model and without destroying the target.

□ Fault model: mathematical expression at bit level

- bit-flip (usual fault model, data independent)

$$b \rightarrow \text{not}(b)$$

□ Fault model: mathematical expression at bit level

- bit-set/reset fault model (data dependent)

$$\left. \begin{array}{l} \textit{if } b = 0 \rightarrow b = 1 \\ \textit{if } b = 1 \rightarrow b = 1 \end{array} \right\} \text{bit-set}$$


$$\left. \begin{array}{l} \textit{if } b = 0 \rightarrow b = 0 \\ \textit{if } b = 1 \rightarrow b = 0 \end{array} \right\} \text{bit-reset}$$

Provide **additional information** on the original bit value

⇒ Safe error attack (e.g. retrieveing memory bits)

II. Theory of laser fault injection


- bit-set/reset fault model of memory elements: 5T SRAM cell



Laser sensitive areas:



Laser spot size/effect area:




One laser sensitive area exposed

⇒ bit-set/reset fault model

II. Theory of laser fault injection


- bit-set/reset fault model of memory elements: 5T SRAM cell



Laser sensitive areas:



Laser spot size/effect area:



Overlaps of laser sensitive areas

→ bit-flip fault model

- bit-set/reset fault model of memory elements: 5T SRAM cell

Q? fault model of memory elements:

- bit-flip, data independent
- bit-set/reset, data dependent (safe error attacks)

- other fault model issues

Q? feasibility of single bit/byte fault model

Q? with respect to technology shrinkage

I. Introduction

Hardware attacks

II. Theory of laser fault injection

Physics and basics of laser fault injection

Fault models of laser injection

III. Practice of laser fault injection


Laser fault injection bench

Questions raised by technological advances


Experiment results (from CMOS 350 nm to 28 nm)

IV. Conclusion

❑ Laser fault injection bench




□ Laser fault injection bench



- Frontside/backside injection
 - Wavelength: 1064nm & 1030nm (IR)
 - Spot size: 1 – 20 μ m
 - Pulse width: 30ps or 5ns – 1s
 - Energy max: 100nJ or 25W
 - XYZ stage: 0.1 μ m resolution
 - Jitter: < 1ns
-
- IR camera
 - XYZ stages
 - Laser output (photodiode)

❑ Laser fault injection bench: laser sensitivity maps



I. Introduction

Hardware attacks

II. Theory of laser fault injection

Physics and basics of laser fault injection

Fault models of laser injection

III. Practice of laser fault injection


Laser fault injection bench

Questions raised by technological advances

Experiment results (from CMOS 350 nm to 28 nm)


IV. Conclusion

❑ Single-bit/byte fault model validity?




Technology	MOS transistor	SRAM
0.35 μm	<p>A schematic cross-section of a MOS transistor at 0.35 μm technology. It shows a green gate stack, a red channel, and blue source/drain regions. A blue circle highlights the channel area.</p>	<p>A schematic cross-section of a 1T1R SRAM cell at 0.35 μm technology. It shows two vertical red word lines, two horizontal green bit lines, and blue access transistors. A blue circle highlights one of the access transistors.</p>
130 nm	<p>A schematic cross-section of a MOS transistor at 130 nm technology. The components are smaller than in the 0.35 μm version. A blue circle highlights the channel area.</p>	<p>A schematic cross-section of a 1T1R SRAM cell at 130 nm technology. The components are smaller. A blue circle highlights one of the access transistors.</p>
90 nm	<p>A schematic cross-section of a MOS transistor at 90 nm technology. The components are even smaller. A blue circle highlights the channel area.</p>	<p>A schematic cross-section of a 1T1R SRAM cell at 90 nm technology. The components are even smaller. A blue circle highlights one of the access transistors.</p>
65 nm	<p>A schematic cross-section of a MOS transistor at 65 nm technology. The components are very small. A blue circle highlights the channel area.</p>	<p>A schematic cross-section of a 1T1R SRAM cell at 65 nm technology. The components are very small. A blue circle highlights one of the access transistors.</p>
28 nm	<p>A schematic cross-section of a MOS transistor at 28 nm technology. The components are extremely small. A blue circle highlights the channel area.</p>	<p>A schematic cross-section of a 1T1R SRAM cell at 28 nm technology. The components are extremely small. A blue circle highlights one of the access transistors.</p>

❑ Single-bit/byte fault model validity?



Technology	MOS transistor	SRAM
0.35 μm		
130 nm		
90 nm		
65 nm		<div style="border: 2px solid red; padding: 5px; text-align: center;"> <p>Simultaneous flip of several SRAMs?</p> </div>
28 nm		

Simultaneous flip of several SRAMs?



I. Introduction

II. Theory of laser fault injection

III. Practice of laser fault injection

Laser fault injection bench




Questions raised by technological advances

Experiment results (from CMOS 350 nm to 28 nm)


- memory elements
- microcontroller
- ASIC

IV. Conclusion





RAM memory of an 8-bit μ CTRL, CMOS 350 nm



- RAM memory of an 8-bit μ CTRL, CMOS 350 nm
 - spot 1 μm / **30 ps** / 2.4 nJ / $\Delta xy = 0.2 \mu\text{m}$ / backside
- Laser-sensitivity map



- RAM memory of an 8-bit μ CTRL, CMOS 350 nm
 - spot 1 μm / **30 ps** / 2.4 nJ / $\Delta xy = 0.2 \mu\text{m}$ / backside




Single-bit fault model achieved


Consistent with the theory (4 sensitive areas)

□ Custom 5T SRAM cell, CMOS 250 nm

- spot 1 μm / **30 ps** / 3.2 nJ / $\Delta xy = 0.2 \mu\text{m}$ / frontside




- Custom 5T SRAM cell, CMOS 250 nm
 - spot 1 μm / **30 ps** / 3.2 nJ / $\Delta xy = 0.2 \mu\text{m}$ / frontside




Custom D flip-flop, CMOS 40 nm


- schematic



- Custom D flip-flop, CMOS 40 nm
 - spot $1\ \mu\text{m}$ / **30 ps** / $0.7\ \text{nJ}$ / $\Delta xy = 0,2\ \mu\text{m}$ / backside




❑ Custom D flip-flop registers, CMOS 28 nm




II. Experimental results


- Custom D flip-flop registers, CMOS 28 nm
 - Matrix shaped shift register with 64 D flip-flops




- DFF: ~ 40 transistors,
- *large* output buffer




- Custom D flip-flop registers, CMOS 28 nm
 - spot $1\ \mu\text{m}$ / **30 ps** / $\sim 1\ \text{nJ}$ / $\Delta xy = 1\ \mu\text{m}$ / backside



- ❑ Custom D flip-flop registers, CMOS 28 nm
 - spot 1 μm / **30 ps** / ~ 1 nJ / $\Delta xy = 1$ μm / backside





- ❑ Custom D flip-flop registers, CMOS 28 nm
 - spot 1 μm / **30 ps** / ~ 1 nJ / $\Delta xy = 1$ μm / backside




Obtained faults: **149 x 1 bit** / 62 x 2 bits / 4 x 3 bits / 1 x 20 bits

❑ Custom D flip-flop registers, CMOS 28 nm



- 3D view



- ❑ Custom D flip-flop registers, CMOS 28 nm
 - in-line shift register with 10 D flip-flops



- Custom D flip-flop registers, CMOS 28 nm
 - spot $1\ \mu\text{m}$ / **30 ps** / $\sim 1\ \text{nJ}$ / $\Delta xy = 0.2\ \mu\text{m}$ / backside



□ Memory elements – Conclusion

Bit-set/reset fault model = relevant

Single-bit fault model experimentally assessed with a laser up to the CMOS 28 nm node.

Should be taken into account for threat evaluation.

Well defined laser-sensitive areas: implication at 14 nm?

I. Introduction

II. Theory of laser fault injection

III. Practice of laser fault injection

Laser fault injection bench

Questions raised by technological advances

Experiment results (from CMOS 350 nm to 28 nm)

- memory elements
- microcontroller
- ASIC


IV. Conclusion

❑ Microcontroller – ATmega328P, 8bit, 16 MHz

▪ Instruction skip fault model

Analysis of the laser instruction skip fault model:

- Program Counter increase (PC → PC + 1)?




❑ Microcontroller – ATmega328P, 8bit, 16 MHz

- **Instruction skip fault model**

Analysis of the laser instruction skip fault model:

- Instruction alteration (no operation, nop or changed)?




Single nop

❑ Microcontroller – ATmega328P, 8bit, 16 MHz

▪ Instruction skip fault model

Analysis of the laser instruction skip fault model:

- Instruction alteration (no operation, nop or changed)?




Single nop
Several consecutive nops

❑ Microcontroller – ATmega328P, 8bit, 16 MHz

- **Instruction skip fault model**

Analysis of the laser instruction skip fault model:

- Instruction alteration (no operation, nop or changed)?




- Single nop
- Several consecutive nops
- Several non-consecutive nops

II. Experimental results

- ❑ Microcontroller – ATmega328P, 8bit, 16 MHz
 - Instruction skip fault model

Exp. laser sensitivity map: laser 200ns, 0.4W




On exp. basis: **nop** based laser induced instruction skip

□ Microcontroller – ATmega328P, 8bit, 16 MHz

■ Instruction skip fault model properties


Time control (laser pulse: 75ns, 0.4W)



□ Microcontroller – ATmega328P, 8bit, 16 MHz

■ Instruction skip fault model properties

Pulse duration control (laser pulse: from 75ns, 0.4W)



I. Introduction

II. Theory of laser fault injection

III. Practice of laser fault injection

Laser fault injection bench

Questions raised by technological advances


Experiment results (from CMOS 350 nm to 28 nm)

- memory elements
- microcontroller
- ASIC

IV. Conclusion

□ ASIC, crypto-accelerator


- Hardware AES-128, CMOS 28nm, $V_{dd} = 1.2V$, 100MHz



II. Experimental results

- Hardware AES-128, CMOS 28nm, Vdd = 1.2V, 100MHz

Exp.: 5 μ m spot, 10ns, 0.6-1.0W, $\Delta xy = 1\mu$ m, Piret's fault model



26,380 faulted cipher texts

● Unidentified faults

6,574 (24.9 %)

mainly 5 – 8 faulty bytes (up to 12)


● Identified faults

mainly single-byte faults

II. Experimental results

- Hardware AES-128, CMOS 28nm, $V_{dd} = 1.2V$, 100MHz

Exp.: $5\mu m$ spot, 10ns, 0.6-1.0W, $\Delta xy = 1\mu m$, Piret's fault model



Among the 19,806 identified faults

● key schedule (round key computation)

16,253 (61.6 %)


● datapath (ciphering block)

3,553 (13.5 %)

II. Experimental results

- Hardware AES-128, CMOS 28nm, $V_{dd} = 1.2V$, 100MHz

Exp.: $5\mu\text{m}$ spot, 10ns, 0.6-1.0W, $\Delta xy = 1\mu\text{m}$, Piret's fault model



Fault model (among single-byte)

# faulted bits	Occurrence
1	19,413
2	278
3	27
4	48
5	38
6	1

I. Introduction

Hardware attacks

II. Theory of laser fault injection

Physics and basics of laser fault injection

Fault models of laser injection

III. Practice of laser fault injection

Laser fault injection bench

Questions raised by technological advances

Experiment results (from CMOS 350 nm to 28 nm)

IV. Conclusion

Introduction to the theory of laser fault injection

Photoelectric effect → drain of OFF MOS transistors

Experimental results of laser fault injection

On various targets (μ CTRL, memory cells, ASIC)

For various technology nodes: 0.35 μ m to 28nm CMOS

Key points: assessment of

- the single bit/byte fault model,
- the bit-set/reset fault model,
- the instruction skip (nop) fault model.

Q? at the 14nm node?

Merci de votre attention
dutertre@emse.fr

Département Systèmes et Architectures Sécurisées
Mines Saint-Etienne, Centre de Microélectronique de Provence
13541 Gardanne FRANCE

